Weekly
SILICON
News
Subscribe Free
AI Ranked
Scored across 5 dimensionsSignal through the noise
← US chip fab map

Arizona State University MacroTechnology Works (wafer-level packaging center)

Tempe, AZ. R&D.

Arizona State University, headquartered in Tempe, AZ

ASU and Deca fan-out wafer-level packaging R&D center

Announced as of Mar 19, 2024

ASU and Deca Technologies fan-out wafer-level packaging R&D center at ASU Research Park, planned to handle 200mm and 300mm device wafers and 300mm molded fan-out wafers.

Investment
not stated
Jobs
not stated
Announced
Mar 19, 2024
Target
not stated
Type
R&D
Process or product
Fan-out wafer-level packaging (200mm and 300mm device wafers, 300mm molded fan-out wafers)
Wafer size
300mm
CHIPS Act funding
none on record

Timeline

  1. Announced

    ASU and Deca Technologies announced North America's first fan-out wafer-level packaging R&D center, tied to the Microelectronics Commons SWAP Hub.

    InBusiness Magazine

Sources (3)

1 supplier or contractor on record for this project

Names, roles, and the source for each are part of the paid tier we are building. Subscribe below to hear when it opens.

Get told when this site changes

Status alerts, supplier and contractor records, and a spreadsheet export are coming as a paid tier. Subscribe to the Weekly Silicon brief and we will tell you when it opens.

Figures are what the company or an agency announced. "Not stated" means no source gives a number for this site. A status is only as current as its "as of" date.